

**BEST AVAILABLE COPY**

FIG. 8A (Amended)  
(Prior Art)




FIG. 8B (Amended)  
(Prior Art)

BEST AVAILABLE COPY

entity fsm IS

PORT (

.... ports for entity fsm ....

)j

ARCHITECTURE fsm of fsm IS

BEGIN

.... HDL code for fsm and rest of the entity...

fsm-state(0 to 2) <= ... signal s01 ...

853 {

--!! Embedded fsm : examplefsm;

859 {

--!! clock : (fsm\_clock);

854 {

--!! state\_vector : (fsm-state(0 to 2));

855 {

--!! states : (s0, s1, s2, s3, s4);

856 {

--!! state\_encoding : ('000', '001', '010', '011', '100');

857 {

--!! arcs : (s0 => s0, s0 => s1, s0 => s2,

--!!

s1 => s2, s1 => s3, s2 => s2,

--!!

s2 => s3, s3 => s4, s4 => s0);

858 } { --!! end fsm;

} 852

END;

BEST AVAILABLE COPY

FIG. 8C (Amended)